



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/773,232	02/09/2004	Yoshiki Okumura	1614.1383	3164
21171 75	12/23/2005		EXAMINER	
STAAS & HALSEY LLP			ZAMAN, FAISAL M	
SUITE 700 1201 NEW YORK AVENUE, N.W.			ART UNIT	PAPER NUMBER
WASHINGTON, DC 20005			2112	

DATE MAILED: 12/23/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)			
	10/773,232	OKUMURA, YOSHIKI			
Office Action Summary	Examiner	Art Unit			
	Faisal Zaman	2112			
The MAILING DATE of this communication ap Period for Reply	pears on the cover sheet with the	correspondence address			
A SHORTENED STATUTORY PERIOD FOR REPL	Y IS SET TO EXPIRE 3 MONTH	(S) OR THIRTY (30) DAYS.			
WHICHEVER IS LONGER, FROM THE MAILING DESTRUCTION - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period Failure to reply within the set or extended period for reply will, by statut Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNICATIO 136(a). In no event, however, may a reply be tin will apply and will expire SIX (6) MONTHS from the, cause the application to become ABANDONE	N. mely filed n the mailing date of this communication. ED (35 U.S.C. § 133).			
Status					
1) Responsive to communication(s) filed on 09 F	ebruary 2004.				
<i>,</i>	·—				
3) Since this application is in condition for allowa					
closed in accordance with the practice under	Ex parte Quayle, 1935 C.D. 11, 4	53 O.G. 213.			
Disposition of Claims					
4)⊠ Claim(s) <u>1-10</u> is/are pending in the application	٦.				
4a) Of the above claim(s) is/are withdra	awn from consideration.				
5)⊠ Claim(s) <u>1-5</u> is/are allowed.					
6)⊠ Claim(s) <u>6-10</u> is/are rejected.					
7) Claim(s) is/are objected to.					
8) Claim(s) are subject to restriction and/	or election requirement.				
Application Papers					
9)⊠ The specification is objected to by the Examin					
10)⊠ The drawing(s) filed on <u>09 February 2004</u> is/a					
Applicant may not request that any objection to the					
Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the E	• • •				
Priority under 35 U.S.C. § 119					
12)⊠ Acknowledgment is made of a claim for foreign a)⊠ All b)□ Some * c)□ None of:		a)-(d) or (f).			
1. Certified copies of the priority documen					
2. Certified copies of the priority documen	• •				
3. Copies of the certified copies of the price	•	ed in this National Stage			
application from the International Burea * See the attached detailed Office action for a lis	• • • •	ed			
See the attached detailed Office action for a lis	t of the certified copies not receive	cu.			
Attachment(s)	∆ □ late = i'= · · · · · · · · · · · · · · · · · · ·	(/DTO 412)			
Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948)	4) Interview Summary Paper No(s)/Mail D	Pate			
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08 Paper No(s)/Mail Date 2/9/2004.	5) Notice of Informal I 6) Other:	Patent Application (PTO-152)			

Application/Control Number: 10/773,232

Art Unit: 2112

DETAILED ACTION

Information Disclosure Statement

1. The references listed on the Information Disclosure Statement submitted on 9 February 2004 have been considered by the examiner (see attached PTO-1449).

Specification

2. Applicant is reminded of the proper content of an abstract of the disclosure.

A patent abstract is a concise statement of the technical disclosure of the patent and should include that which is new in the art to which the invention pertains. If the patent is of a basic nature, the entire technical disclosure may be new in the art, and the abstract should be directed to the entire disclosure. If the patent is in the nature of an improvement in an old apparatus, process, product, or composition, the abstract should include the technical disclosure of the improvement. In certain patents, particularly those for compounds and compositions, wherein the process for making and/or the use thereof are not obvious, the abstract should set forth a process for making and/or use thereof. If the new technical disclosure involves modifications or alternatives, the abstract should mention by way of example the preferred modification or alternative.

The abstract should not refer to purported merits or speculative applications of the invention and should not compare the invention with the prior art.

Where applicable, the abstract should include the following:

- (1) if a machine or apparatus, its organization and operation;
- (2) if an article, its method of making;
- (3) if a chemical compound, its identity and use;
- (4) if a mixture, its ingredients;
- (5) if a process, the steps.

Extensive mechanical and design details of apparatus should not be given.

3. The disclosure is objected to because of the following informalities: on Page 1, line 26, the word "type" is misspelled.

Appropriate corrections are required.

Application/Control Number: 10/773,232 Page 3

Art Unit: 2112

Drawings

- 4. Figures 1-4 should be designated by a legend such as --Prior Art-- because only that which is old is illustrated. See MPEP § 608.02(g). Corrected drawings in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.
- 5. The drawings are objected to because the Status Detection Part (Figure 10, item 20) is referred to as "status detecting part 200" in the specification (ie. Page 21, line 5). Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the

remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Claim Rejections - 35 USC § 102

6. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 7. Claims 6-10 are rejected under 35 U.S.C. 102(b) as being anticipated by Nix (U.S. Patent No. 4,897,810).

Regarding Claim 6, Nix discloses a status bit setting circuit (title, abstract) comprising:

An inverting output part generating an output which is inverted each time when a predetermined status is detected (Figure 1, item 18, Column 2 lines 24-27, and Column 4 lines 9-52, the "IN" signal in Nix [see Column 3, lines 7-10] is considered equivalent to the predetermined status as stated in the current application);

State inversion transition parts having states inverted in sequence by the output of said inverting output part (Figure 1, items 66 and 68, Column 5, lines 37-45 and lines 58-66); and

Art Unit: 2112

A status bit setting part setting a predetermined status bit by detecting a process of propagation of the inversion transition in said state inversion transition parts (Figure 1, items 70, 72, 74, Column 4, lines 25-30, the signal sent to the microprocessor indicating an interrupt event in Nix [see Column 1, lines 29-36 and Column 2, lines 28-32] is considered equivalent to the status bit in the current application).

Regarding Claim 7, Nix discloses the status bit setting circuit further comprising a status detection canceling part (Figure 1, item 24, Column 4, lines 36-38) detecting the process of the inversion transition in said state inversion transition parts, and generating a signal canceling a status detection state (Column 2, lines 32-39).

Regarding Claim 8, Nix discloses wherein said status bit setting part detects a completion of the propagation of the inversion transition and cancels the setting of the predetermined status bit (Figure 2, items (b) and (c), when the READ signal in Nix is set from the high to low level, the DBX signal also is set to the low level [ie. is cancelled], see Column 5 lines 50-57).

Regarding Claim 9, Nix discloses wherein said state inversion transition parts have the states alternately inverted in sequence in response to a rising edge and a decaying edge of a predetermined read out signal (Figure 2, items (b) and (c), Column 5, lines 37-57, the READ signal in Nix is considered equivalent to the predetermined read out signal of the current application).

Application/Control Number: 10/773,232 Page 6

Art Unit: 2112

Regarding Claim 10, Nix discloses the status bit setting circuit further comprising a bus driver (Figure 1, item 20, Column 4, lines 12-16) enabling reading out of the predetermined status bit externally only during an interval in which a predetermined read out signal is active (Figure 2, items (b) and (c), Column 5, lines 46-57, only when the READ signal is active [ie. at the high level], the DBX signal is sent to the microprocessor).

Allowable Subject Matter

8. Claims 1-5 are allowed.

The following is a statement of reasons for the indication of allowable subject matter:

Regarding Claims 1, 2, and 5, the prior art discloses apparatus for retaining signals in state holding parts (ie. flip-flop circuits). The prior art also discloses apparatus for comparing signals of two different states for the purpose of indicating the status of an incoming signal (ie. an exclusive-OR circuit). However, the organization of the different comparing parts in the claim are not disclosed in the prior art. The claims disclose the use of multiple comparing parts to compare the signals of the multiple state holding parts. The prior art, however, uses a single comparator (ie. a differential comparator) for this purpose.

Application/Control Number: 10/773,232

Art Unit: 2112

Regarding Claims 3 and 4, the prior art does not disclose a state detection signal clearing part which compares the states of multiple input signal and outputs a state detection signal clearing signal when the states are different from one another.

Prior Art of Record

9. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Uede et al. (U.S. Patent No. 4,247,855) discloses a circuit that includes a state change detection circuit which is composed of two D-flip-flops and an exclusive-OR circuit. Takezoe et al. (U.S. Patent No. 4,500,953) discloses a data transfer abnormality processing system. Kitada (U.S. Patent No. 4,763,248) discloses a microcomputer with a detecting function of a memory access error. Ogata (U.S. Patent No. 4.829.467) discloses a memory controller including a priority order determination circuit. Tomioka et al. (U.S. Patent No. 4,870,345) discloses a semiconductor integrated circuit which includes cascaded asynchronous sequential logic circuits. Hillis et al. (U.S. Patent No. 5,118,975) discloses a circuit which includes multiple comparators and a state change detection circuit. Davis et al. (U.S. Patent No. 5,754,764) discloses a combination of input/output circuitry and local area network systems. Anderson et al. (U.S. Patent No. 5,815,733) discloses a system for handling interrupts in a computer system using an ASIC reset input line coupled to a set of status circuits for presetting values in the status circuits. Suetake et al. (U.S. Patent No. 5.822.557) discloses a pipelined data processing device having improved hardware control over an arithmetic operations unit. Alwais (U.S. Patent No. 6,362,675) discloses

an octal transparent latch or D-flip-flop which includes a state change detect circuit.

Haban (U.S. Patent No. 6,779,125) discloses a UART which can receive a clear to send (CTS) signal.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Faisal Zaman whose telephone number is 571-272-6495. The examiner can normally be reached on Monday thru Friday, 9 am - 5:30 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Rehana Perveen can be reached on 571-272-3676. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

fmz